Memory coherence

Results: 85



#Item
41Computer hardware / Cache coherency / Central processing unit / SGI Origin / Cache coherence / Symmetric multiprocessing / Cache / CPU cache / R10000 / Computing / Parallel computing / Computer memory

Evaluating the Memory Performance of a ccNUMA System Uroˇs Prestor September 5, 2001 Abstract

Add to Reading List

Source URL: www.sgidepot.co.uk

Language: English - Date: 2008-04-15 16:27:00
42Computer memory / Cache coherence / Concurrent computing / Cache / CPU cache / Communications protocol / Memory coherence / MSI protocol / Computing / Cache coherency / Parallel computing

Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors by Alexander Grbic

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 2003-09-25 20:16:55
43Computing / CPU cache / Cache / Computer memory / Computer architecture / TILEPro64 / TILE-Gx / Parallel computing / Computer hardware / Microprocessors / Central processing unit

SCORPIO: 36-Core Shared Memory Processor Demonstrating Snoopy Coherence on a Mesh Interconnect Chia-Hsin Owen Chen Collaborators: Sunghyun Park, Suvinay Subramanian, Tushar Krishna, Bhavya Daya, Woo Cheol Kwon, Brett Wil

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2014-07-19 19:25:26
44Central processing unit / Parallel computing / Computer memory / Concurrent computing / CPU cache / Scalable Coherent Interface / Non-Uniform Memory Access / Cache coherence / Microarchitecture / Computing / Computer hardware / Computer architecture

The NUMAchine Multiprocessor: Design and Analysis Robin Grindley A thesis submitted in conformity with the requirements

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 1999-11-29 17:16:53
45Parallel computing / Cache coherency / Computer buses / CPU cache / Central processing unit / Non-Uniform Memory Access / Cache coherence / Cache / Conventional PCI / Computing / Computer hardware / Computer memory

Design and Implementation of the NUMAchine Multiprocessor A. Grbic, S. Brown, S. Caranci, R. Grindley, M. Gusat, G. Lemieux, K. Loveless, N. Manjikian , S. Srbljic , M. Stumm, Z. Vranesic and Z. Zilic  

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 1999-09-21 22:20:54
46CPU cache / Non-Uniform Memory Access / Cache coherence / Speedup / Cache-only memory architecture / SMP - Symmetric Multiprocessor System / Cache / Memory hierarchy / Scalable Coherent Interface / Computing / Parallel computing / Computer memory

The NUMAchine Multiprocessor R. Grindley, T. Abdelrahman, S. Brown, S. Caranci, D. DeVries, B. Gamsa, A. Grbic, M. Gusat, R. Ho, O. Krieger, G. Lemieux, K. Loveless, N. Manjikian, P. McHardy, S. Srbljic, M. Stumm, Z. Vra

Add to Reading List

Source URL: www.eecg.toronto.edu

Language: English - Date: 2000-09-02 04:07:38
47Computer architecture / Multi-core processor / UltraSPARC T1 / CPU cache / Opteron / Advanced Micro Devices / Cache coherence / Multiprocessing / Non-Uniform Memory Access / Computing / Computer hardware / Parallel computing

PDF Document

Add to Reading List

Source URL: www.sigops.org

Language: English - Date: 2009-08-10 10:25:13
48Mathematics / Formal methods / Formal languages / Programming language semantics / Memory barrier / Abstract interpretation / Operational semantics / Abstraction / Formal verification / Theoretical computer science / Logic in computer science / Applied mathematics

Partial-Coherence Abstractions for Relaxed Memory Models Michael Kuperstein Martin Vechev Eran Yahav ∗

Add to Reading List

Source URL: www.srl.inf.ethz.ch

Language: English - Date: 2011-10-04 10:22:48
49Computing / Data / Software transactional memory / Transactional memory / Lock / Linearizability / Database / Non-blocking algorithm / Cache coherence / Concurrency control / Transaction processing / Data management

Hardware Acceleration of Software Transactional Memory∗ Arrvindh Shriraman, Virendra Marathe, Sandhya Dwarkadas, Michael L. Scott David Eisenstat, Christopher Heriot, William N. Scherer III, and Michael F. Spear Techni

Add to Reading List

Source URL: www.cs.rochester.edu

Language: English - Date: 2006-03-13 14:43:04
50Distributed shared memory / Multi-core processor / Scalability / Cache coherence / Multiprocessing / Shared memory / Lock / Granularity / Non-Uniform Memory Access / Concurrent computing / Computing / Parallel computing

DECEMBER[removed]WRL Research Report[removed]Comparative Evaluation

Add to Reading List

Source URL: www.cs.rochester.edu

Language: English - Date: 2011-03-31 23:14:20
UPDATE